

003760 649960




FIG. 1
(PRIOR ART)

200




FIG. 2




FIG. 3

FIG. 4 is a block diagram of a dual-channel memory architecture. It shows two memory channels, 402 and 404, connected to a chipset 408. Each channel contains four memory modules 406. The modules are connected to an ADDRESS/COMMAND block and two DATA BUFFER blocks. The ADDRESS/COMMAND block is connected to the ADDRESS BUS. The DATA BUFFER blocks are connected to the DATA BUS. The chipset 408 is connected to the ADDRESS BUS and the DATA BUS.

FIG. 4

